SONOS type devices have received great attention for their scalability and simple process for NAND applications [1, 2] . Even while the program and erase speeds could be significantly improved by using a high-k blocking layer with a metal gate [3] , some concerns still exist such as program saturation [4] and read disturb [5] . Previously, we have proposed a model to emulate the program transient of such devices [4] . Here, we extend the study to a lower field region, which will allow us to further understand the read disturb behavior. Moreover, the process margins can be given according to its program speed/read disturb constraints. Experiments are exercised on a p + -gate SONOS with O/N/O thickness of 8/6/3 nm and W/L= 0.065/0.1 μm.
Introduction
SONOS type devices have received great attention for their scalability and simple process for NAND applications [1, 2] . Even while the program and erase speeds could be significantly improved by using a high-k blocking layer with a metal gate [3] , some concerns still exist such as program saturation [4] and read disturb [5] . Previously, we have proposed a model to emulate the program transient of such devices [4] . Here, we extend the study to a lower field region, which will allow us to further understand the read disturb behavior. Moreover, the process margins can be given according to its program speed/read disturb constraints. Experiments are exercised on a p + -gate SONOS with O/N/O thickness of 8/6/3 nm and W/L= 0.065/0.1 μm.
Experiments and Results

Read disturb model
In our previous study [4] , the program transient has been well simulated with a trap depth of 1.65eV as shown in Fig.1 . From the schematic energy band diagram in Fig.2 (a), FN tunneling is the dominant injection mechanism (Eq.(1) of Table I ) due to a larger gate bias during programming operation. Contrarily, read operation, which uses a lower gate bias, may also affect a cell V T once a longer stress time is applied and modified FN tunneling probably is the main mechanism to drive this disturbance, as depicted in Fig.2 (b) . The corresponding equation in this region is listed in (3) of Table 1 . Except the saturation behavior, in Fig.3 , the simulated curves (solid line) fit well for the Si-data from V g =7V to 9V with a trap depth of 1.65eV. This non-saturated phenomenon suggests that the electrons may be trapped in a deeper state of the nitride layer. To confirm this, a negative gate acceleration test, which proposed in [6] , is used to compare the retention characteristics under different programming V g . The data, which utilizes the substrate hot electron (SHE) injection technique, is plotted in Fig.4 (a) for reference. The program V T is 4V and V g =-7V is applied to accelerate the charge loss. Apparently, a cell programmed by V g =9V shows the best retentivity while the SHE injected one is the worst. These results suggest that the trap depth in the nitride layer may be affected by the injected electron energy and a deeper trap state is favor for V g ranges from 7V to 9V. Repeated experiments were executed on other cells and comparison of ΔV T at retention time of 2000 seconds is shown in Fig.4 (b) . All cells show similar result, which suggests that our observation is a common behavior. In addition, the trap energy, which was used in the simulation, was adjusted according to Fig.4 (a) and reference [7] . Finally, the disturb curve of Fig.3 is well simulated up to 10 4 seconds (dash line).
Read bias in NAND array operation
Typically, the initial V T of a NAND cell is around zero volt and the schematic cell V T distributions during NAND array operation is shown in Fig.5 . During read operation, in order to achieve sufficient sensing current at around 1μA, a vertical surface field ~ 2.6MV/cm is necessary. This value can be obtained by using the drain current equation at linear region [8] and is consisted with [9] . This read criteria should be considered when a cell at erase state is being read and also for those programmed cells in the same bit line string, as enough read current should pass through the string. The final V pass,R is thus determined by considering the required read current and effective oxide thickness (EOT). Additionally, the width of the cell V T distribution (w) should also be taken care to gain enough read margin during production. Here, we set the read margin =0.5V. Read retention characteristics measured at different V pass,R are shown in Fig.6 . The lifetime is defined when the threshold shift of a disturbed cell reaches 2V. To meet a 10 years lifetime requirement, V pass,R should be lower than 5.44V (=V * pass,R ). Fig.7 shows the relationship between the standard deviation of the cell V T distribution and V pass,R for 1M bits read. Under the limitation of V * pass,R , the width of V T distribution (w) must be less than 1V. This narrow cell V T distribution will degrade the program performance [10] . If we loosen the distribution to 1.5V, V pass,R should be as high as 5.7V to obtain enough read current. In this case, our device will suffer a read disturb failure.
Bottom oxide thickness effect
Device tuning is necessary in order to overcome the read disturb issue when V pass,R =5.7V is applied. Increasing the bottom oxide thickness is one of the strategies to extend the device's lifetime. However, thicker bottom oxide thickness will also degrade programming speed. By our simulation, Fig.8 illustrates the bottom oxide thickness effect on both program degradation and disturb improvement when the EOT of the device is fixed at 14.3nm. When the criteria of 4V window in 1ms program (20V) and 2V window in 10years disturb (5.7V) are set, the allowed bottom oxide thickness range can be determined. Fig.9 shows V pass,R should increase with an increase in the EOT. Based on the simulation, allowed T OX range versus EOT is also drawn in Fig.9 . One may deduce that as EOT is being scaling down, the allowed T OX range will finally vanish due to the criteria of the read disturb.
Conclusions
The read disturb behaviors can be accurately simulated by our proposed model. No saturation phenomenon under read operation is observed when MFN tunneling is applied. We suspect that MFN tunneling leads to a deeper trap depth than FN tunneling. V pass,R is found to be affected both by the standard deviation of cell V T distribution and the effective oxide thickness of the device. Optimized range of bottom oxide thickness which guarantees both programming speed and read disturb criteria is from 4.7nm to 5.1nm under the EOT is 14.3nm. 
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